Desenvolvimento e validação do bloco lógico programável genérico para comunicação entre os ASIC GBT-SCA da eletrônica de Front-End para o upgrade do experimento LHCb
     Development and validation of the ... LHCb upgrade

Cairo Pimenta Cheble Caplan, André Massafferri Rodrigues, Federico Alessio, Clara Gaspar, Richard Jacobsson, Ken Wyllie

Resumo


O Upgrade do experimento LHCb prevê uma atualização do sistema de aquisição
de dados operar a 40 MHz, necessária para operar dez vezes a luminosidade a fim de seu projeto inicial. Para tanto, a eletrônica de Front-End de todos os subsistemas será modificada permitindo o gerenciamento de uma maior taxa de dados gerada, maior ocupância dos subdetectores e operação sem uso de Trigger.

Neste trabalho, sucessor experimental e mais aprofundado do trabalho \textit{A generic firmware core to drive the Front-End GBT-SCAs for the LHCb upgrade} \cite{Alessio:SCA}, é descrito uma nova
maneira de transmitir informações de controle para a eletrônica de Front-End, aproveitando as conexões ópticas bidirecionais e recursos dos ASICs GBT e GBT-SCA. São apresentados detalhes de sua implementação bem como testes de validação. O resultado deste trabalho será usado no próximo upgrade do LHCb, que ocorrerá entre 2018 e 2019, assim está sendo avaliado seu uso como um pacote de \textit{firmware} padronizado para os outros experimentos do LHC - ATLAS, CMS e ALICE. 

Palavras chave:LHCb; Processamento de sinais digitais (DSP); Controle e monitoramento de sistemas online; Sistemas de controle de detectores. 

Abstract:} The LHCb experiment has proposed an upgrade towards a full 40 MHz readout
system to be able to run ten times its initial design luminosity. The entire Front-End
electronics will be upgraded in order to cope with higher sub-detector occupancy, higher data rate
and to work in a complete trigger-less fashion.

In this work, an updated and in-depth release of the \textit{A generic firmware core to drive the
Front-End GBT-SCAs for the LHCb upgrade} \cite{Alessio:SCA}, we describe a novel
way to transmit slow control information to the Front-End electronics, by profiting
from bidirectional optical connections and the GBT and GBT-SCA chipset
capabilities. The implementation and preliminary
validation tests are shown as well. The deliverable of this project will be used on the next upgrade of LHCb, which will occur between 2018 and 2019, and it is under evaluation to be set as a default package for the others LHC experiments - ATLAS, CMS and ALICE.

 Keywords: LHCb; Digital signal processing (DSP); Control and monitor systems online; Detector control systems. 


Texto completo:

PDF

Referências


bibitem{Alessio:SCA}

abntrefinfo{Alessio et al.}{ALESSIO et al.}{2015}

{ALESSIO, F. et al. A generic firmware core to drive the front-end gbt-scas for

the lhcb upgrade.

emph{Journal of Instrumentation}, v.~10, n.~02, p. C02013, 2015.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/10/i=02/a=C02013$>$.}

bibitem{LHCb_det}

abntrefinfo{Theldots}{THEldots}{2008}

{THE LHCb Detector at the LHC.

emph{JINST}, v.~3, n.~08, p. S08005, 2008.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/3/i=08/a=S08005$>$.}

bibitem{LHCb_perf}

abntrefinfo{Performanceldots}{PERFORMANCEldots}{2012}

{PERFORMANCE of the LHCb Detector during the LHCb Proton Runs 2010-2012.

emph{IEEE Nucl. Sci. Symp. Med. Imag. Conf.}, v.~2012, p.~1479, 2012.

Dispon{'i}vel em: $<$http://dx.doi.org/10.1109/NSSMIC.2012.6551357$>$.}

bibitem{LHCb_Up_LOI}

abntrefinfo{nada}{NADA}{2011}

{emph{Letter of Intent for the LHCb Upgrade}, 2011.}

bibitem{LHCb_Up_TDR}

abntrefinfo{nada}{NADA}{2012}

{emph{Framework TDR for the LHCb Upgrade}, 2012.}

bibitem{LHCb_Up_Trigger}

abntrefinfo{nada}{NADA}{2014}

{emph{LHCb Trigger and Online Upgrade Technical Design Report}, 2014.}

bibitem{LHCb_Triggerless}

abntrefinfo{Trigger-lessldots}{TRIGGER-LESSldots}{2013}

{TRIGGER-LESS readout architecture for the upgrade of the LHCb experiment at

CERN.

emph{JINST}, v.~8, n.~12, p. C12019, 2013.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/8/i=12/a=C12019$>$.}

bibitem{LHCb_Up_TFC}

abntrefinfo{Timingldots}{TIMINGldots}{2013}

{TIMING and Fast Control for the Upgraded Readout Architecture of the LHCb

experiment at CERN.

emph{IEEE Trans. Nucl. Sci.}, v.~60, p.~3438, 2013.

Dispon{'i}vel em: $<$http://dx.doi.org/10.1109/TNS.2013.2281210$>$.}

bibitem{GBT}

abntrefinfo{Theldots}{THEldots}{2010}

{THE GBT Ser-Des ASIC prototype.

emph{JINST}, v.~5, n.~11, p. C11022, 2010.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/5/i=11/a=C11022$>$.}

bibitem{SCA}

abntrefinfo{Theldots}{THEldots}{}

{THE GBT-SCA, a Radiation Tolerant ASIC for Detector Control and Monitoring

Applications in HEP Experiments, in proceedings of Topical Workshop on

Electronics for Particle Physics 2014.}

bibitem{LHCb_Up_Readout}

abntrefinfo{Aldots}{Aldots}{2012}

{A New Readout Control system for the LHCb upgrade at CERN.

emph{JINST}, v.~7, n.~11, p. C11010, 2012.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/7/i=11/a=C11010$>$.}

bibitem{ECS}

abntrefinfo{Theldots}{THEldots}{2011}

{THE LHCb Experiment Control System: on the path to full automation, at 13th

International Conference on Accelerator and Large Experimental Physics

Control Systems.

p. , pg. 20, 2011.}

bibitem{HDLC}

abntrefinfo{Telecommunicationsldots}{TELECOMMUNICATIONSldots}{}

{TELECOMMUNICATIONS and information exchange between systems — HDLC

procedures.

Dispon{'i}vel em: $<$https://cds.cern.ch/record/442122$>$.}

bibitem{pcie}

abntrefinfo{Budruk, Anderson e Shanley}{BUDRUK; ANDERSON; SHANLEY}{}

{BUDRUK, R.; ANDERSON, D.; SHANLEY, T. emph{PCI Express System Architecture}.

[S.l.: s.n.].}

bibitem{Atlantic}

abntrefinfo{Corporation}{CORPORATION}{2002}

{CORPORATION, A. Atlantic interface.

Dispon{'i}vel em:

$<$url{http://www.altera.com/literature/fs/fs_atlantic.pdf}$>$.}

bibitem{Bonacini:1235849}

abntrefinfo{Bonacini, Kloukinas e Moreira}{BONACINI; KLOUKINAS; MOREIRA}{2009}

{BONACINI, S.; KLOUKINAS, K.; MOREIRA, P. {E-link: A Radiation-Hard Low-Power

Electrical Link for Chip-to-Chip Communication}.

Dispon{'i}vel em: $<$https://cds.cern.ch/record/1235849$>$.}

bibitem{CRC}

abntrefinfo{Peterson e Brown}{PETE

RSON; BROWN}{1961}

{PETERSON, W.~W.; BROWN, D.~T. Cyclic codes for error detection.

emph{Proceedings of the IRE}, v.~49, n.~1, p. 228--235, Jan 1961.

ISSN 0096-8390.}

bibitem{Johnson:2010:VIA:1723112.1723154}

abntrefinfo{Johnson e Wirthlin}{JOHNSON; WIRTHLIN}{2010}

{JOHNSON, J.~M.; WIRTHLIN, M.~J. Voter insertion algorithms for fpga designs

using triple modular redundancy. In: emph{Proceedings of the 18th Annual

ACM/SIGDA International Symposium on Field Programmable Gate Arrays}. New

York, NY, USA: ACM, 2010. (FPGA '10), p. 249--258.

ISBN 978-1-60558-911-4. Dispon{'i}vel em:

$<$http://doi.acm.org/10.1145/1723112.1723154$>$.}

bibitem{hamming1950error}

abntrefinfo{Hamming}{HAMMING}{1950}

{HAMMING, R.~W. Error detecting and error correcting codes.

emph{Bell System technical journal}, Wiley Online Library, v.~29, n.~2, p.

--160, 1950.}

bibitem{art}

abntrefinfo{Horowitz e Hill}{HOROWITZ; HILL}{2015}

{HOROWITZ, P.; HILL, W. emph{The Art of Electronics}. 3. ed. Cambridge:

Cambridge University Press, 2015. 1224~p.}

bibitem{vldb}

abntrefinfo{CERN}{CERN}{}

{CERN.

Dispon{'i}vel em:

$<$url{https://espace.cern.ch/GBT-Project/VLDB/default.aspx}$>$.}

bibitem{1748-0221-4-12-P12003}

abntrefinfo{Amaral et al.}{AMARAL et al.}{2009}

{AMARAL, L. et al. The versatile link, a common project for super-lhc.

emph{Journal of Instrumentation}, v.~4, n.~12, p. P12003, 2009.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/4/i=12/a=P12003$>$.}

bibitem{Versatile-Transceiver-developments}

abntrefinfo{Troska et al.}{TROSKA et al.}{2011}

{TROSKA, J. et al. Versatile transceiver developments.

emph{Journal of Instrumentation}, v.~6, n.~01, p. C01089, 2011.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/6/i=01/a=C01089$>$.}

bibitem{The-Versatile-Transceiver-towards-production-readiness}

abntrefinfo{Soós et al.}{SOóS et al.}{2013}

{SOóS, C. et al. The versatile transceiver: towards production readiness.

emph{Journal of Instrumentation}, v.~8, n.~03, p. C03004, 2013.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/8/i=03/a=C03004$>$.}

bibitem{GBTx-SAT}

abntrefinfo{Leitao et al.}{LEITAO et al.}{2015}

{LEITAO, P. et al. Test bench development for the radiation hard gbtx asic.

emph{Journal of Instrumentation}, v.~10, n.~01, p. C01038, 2015.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/10/i=01/a=C01038$>$.}

bibitem{jtag}

abntrefinfo{IEEEldots}{IEEEldots}{2013}

{IEEE Standard for Test Access Port and Boundary-Scan Architecture.

emph{IEEE Std 1149.1-2013 (Revision of IEEE Std 1149.1-2001)}, p. 1--444, May

}

bibitem{hawkins2012altera}

abntrefinfo{Hawkins}{HAWKINS}{2012}

{HAWKINS, D. emph{Altera JTAG-to-Avalon MM Tutorial}. March, 2012.

Dispon{'i}vel em:

$<$url{http://www.ovro.caltech.edu/%7Edwh/correlator/pdf/altera_jtag_to_avalon_mm_tutorial.pdf}$>$.}

bibitem{minidaq}

abntrefinfo{LHCb}{LHCB}{}

{LHCB.

Dispon{'i}vel em:

$<$url{https://lbredmine.cern.ch/attachments/download/157/lhcb_upgrade_minidaq_handbook.pdf}$>$.}

bibitem{Wyllie:1340939}

abntrefinfo{Wyllie et al.}{WYLLIE et al.}{2013}

{WYLLIE, K. et al. emph{{Electronics Architecture of the LHCb Upgrade}}.

Geneva, 2013. Previous version: 01/03/2013 Current version: 18/06/2013 (version

6) based on LHCb-INT-2011-006 (removed from CDS). Dispon{'i}vel em:

$<$http://cds.cern.ch/record/1340939$>$.}

bibitem{claro}

abntrefinfo{Carniti et al.}{CARNITI et al.}{2012}

{CARNITI, P. et al. Claro-cmos, a very low power asic for fast photon counting

with pixellated photodetectors.

emph{Journal of Instrumentation}, v.~7, n.~11, p. P11026, 2012.

Dispon{'i}vel em: $<$http://stacks.iop.org/1748-0221/7/i=11/a=P11026$>$.}

bibitem{lhcb-pid}

abntrefinfo{Collaboration}{COLLABORATION}{2013}

{COLLABORATION, L. emph{{LHCb PID Upgrade Technical Design Report}}.

Geneva, 2013. Dispon{'i}vel em: $<$http://cds.cern.ch/record/1624074$>$.}

end{thebibliography}